

PRE-APPEAL BRIEF REQUEST FOR REVIEW		Docket Number (Optional) X-1550 US											
I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to "Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)] on <u>March 10, 2009</u> Signature <u>/Katherine Stofer/</u> Typed or printed name <u>Katherine Stofer</u>	Application Number 10/805,113		Filed 03/19/2004										
	First Named Inventor Neil G. Jacobson												
	Art Unit 2181	Examiner Farley J. Abad											
<p>Applicant requests review of the final rejection in the above-identified application. No amendments are being filed with this request.</p> <p>This request is being filed with a notice of appeal.</p> <p>The review is requested for the reason(s) stated on the attached sheet(s). Note: No more than five (5) pages may be provided.</p> <p>I am the</p> <table style="width: 100%; border: none;"><tr><td style="width: 50%; vertical-align: top;"><input type="checkbox"/> applicant/inventor.</td><td style="width: 50%; vertical-align: top;"><u>/ Thomas George, 45,740 /</u></td></tr><tr><td><input type="checkbox"/> assignee of record of the entire interest. See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed. (Form PTO/SB/96)</td><td style="text-align: center;">Signature <u>Thomas George</u></td></tr><tr><td><input checked="" type="checkbox"/> attorney or agent of record. Registration number <u>45,740</u></td><td style="text-align: center;">Typed or printed name <u>408-879-4682</u></td></tr><tr><td><input type="checkbox"/> attorney or agent acting under 37 CFR 1.34. Registration number if acting under 37 CFR 1.34 _____</td><td style="text-align: center;">Telephone number <u>March 10, 2009</u></td></tr><tr><td></td><td style="text-align: center;">Date</td></tr></table> <p>NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required. Submit multiple forms if more than one signature is required, see below*.</p>				<input type="checkbox"/> applicant/inventor.	<u>/ Thomas George, 45,740 /</u>	<input type="checkbox"/> assignee of record of the entire interest. See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed. (Form PTO/SB/96)	Signature <u>Thomas George</u>	<input checked="" type="checkbox"/> attorney or agent of record. Registration number <u>45,740</u>	Typed or printed name <u>408-879-4682</u>	<input type="checkbox"/> attorney or agent acting under 37 CFR 1.34. Registration number if acting under 37 CFR 1.34 _____	Telephone number <u>March 10, 2009</u>		Date
<input type="checkbox"/> applicant/inventor.	<u>/ Thomas George, 45,740 /</u>												
<input type="checkbox"/> assignee of record of the entire interest. See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed. (Form PTO/SB/96)	Signature <u>Thomas George</u>												
<input checked="" type="checkbox"/> attorney or agent of record. Registration number <u>45,740</u>	Typed or printed name <u>408-879-4682</u>												
<input type="checkbox"/> attorney or agent acting under 37 CFR 1.34. Registration number if acting under 37 CFR 1.34 _____	Telephone number <u>March 10, 2009</u>												
	Date												
<input type="checkbox"/> *Total of _____ forms are submitted.													

This collection of information is required by 35 U.S.C. 132. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11, 1.14 and 41.6. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appellants: Neil G. Jacobson et al.

Assignee: Xilinx, Inc.

Title: IDENTIFICATION OF MULTI-DEVICE SYSTEMS

Serial No.: 10/805,113

File Date: March 19, 2004

Examiner: Farley J. Abad

Art Unit: 2181

Docket No.: X-1550 US

Conf. No. 8497

PRE-APPEAL CONFERENCE BRIEF

Dear Sir:

This Brief is submitted for the Pre-appeal Conference requested in the Notice of Appeal with which this Brief is submitted.

The Examiner has failed to establish a *prima facie* case of obviousness of claims 1-2, 4-5, 9, 15, 17 and 19-20 over the Lulla-Geer-Aralis combination (U.S. Patent No. 6,922,820 to Lulla et al.; U.S. Patent No. 5,079,725 to Geer; U.S. Patent No. 5,319,598 to Aralis et al.) because the Examiner's alleged correspondences of elements of Lulla, Geer, and Aralis to the claim limitations are clearly in error. In addition, the Examiner has failed to provide evidence that supports making the Lulla-Geer-Aralis combination.

The method of claim 1 for identifying and configuring a system includes, among other limitations, generating a first system identifier value that identifies a first system as a function of values read from and respective positions of a first plurality of devices in a scan chain, generating a target system identifier value that identifies the target system as a function of the values read from a second plurality of devices in a target system and respective positions of the second plurality of devices in a scan chain, comparing the first system identifier value to the target system identifier value, configuring the second plurality of devices in the target system if the system identifiers match, and halting the configuring if the system identifier values do not match.

The Examiner cited certain elements of each of Lulla, Geer, and Aralis as corresponding to certain claim limitations. Thus, the asserted correspondences to the

claim limitations are discussed individually in the paragraphs that follow. The Examiner asserted the following correspondences:

- Lulla: reading identification codes from first plurality of devices, and generating a first system identifier from the values of the identification codes;
- Geer: a plurality of devices in a scan chain and the first system identifier being generated as a function of positions of the first plurality of devices; and
- Aralis: storing the first system identifier value with respective configuration data sets of the first plurality of devices, reading identification codes from a second plurality of devices, generating a target system identifier value from the identification codes from a second plurality of devices and respective positions, comparing the target and first system identifier values, and configuring or halting the configuring based on the comparison.

Lulla neither teaches nor suggests the claim limitations indicated above. Lulla generally teaches use of unique identification codes for different devices (col. 1, ll. 55-58). Lulla's invention is a circuit that selects one of a number of ID codes in response to a voltage level at each of a number of pins of the device (col. 1, l. 65 – col. 2, l. 2). Lulla teaches a device with an ID code register having a portion for storing a version number of the device, a portion for storing a manufacturing number of the device, a portion that indicates that the register is present, and a portion to indicate a part number (col. 2, l. 64 – col. 3, l. 14). Lulla further teaches that the portions of the ID code register may be programmed with a logic circuit that is responsive to the voltage levels at a number of pins of the device (FIG. 3, FIG. 4; col. 3, ll. 36-50).

Those skilled in the art would recognize that Lulla's portions 102-108 are not equivalent to the claimed first plurality of devices of a system as the Examiner asserts. Lulla's portions 102-108 are expressly described as being parts of a register 100 (FIG. 3; col. 2, line 64-65). Lulla also expressly indicates that the register is part of a single device 90 (FIG. 3; col. 2, line 64). The portions 102-108 of the register store data that indicate a version number for the IC, a manufacturing number, the presence of the register in the particular IC, and a part number of the IC (col. 3, lines 1-12). Thus, Lulla's express teachings are at odds with the Examiner's assertion of the register portions being equivalent to the claimed plurality of devices, and Lulla's teachings for the ID code register do not suggest either reading identification codes from the first

plurality of devices, or generating a first system identifier from the values of the identification codes.

Geer neither teaches nor suggests the claim limitations indicated above. Geer generally teaches a predetermined identification number being assigned to each chip to be identified (Abstract). Geer teaches that shift register latches (SRLs) may be used in a scan ring on a chip to store chip ID bits and level ID bits (col. 3, ll. 1-12). Alternatively, Geer teaches that certain ones of the SRLs could store bits that indicate a location of other SRLs on the same chip from which an identification number may be retrieved (col. 5, ll. 29-35).

The Examiner asserted that retrieving an identification number as taught by Geer is equivalent to the claimed generating of the system identifier since Geer teaches that some SRLs may store the location of other SRLs from which the identification number may be retrieved. Geer's teachings are not equivalent to the claim limitations.

Geer's teachings, similar to Lulla's teachings, are directed to the identification of a single chip/IC/device. Geer clearly indicates that "the assigned predetermined identification number is stored in a plurality of predefined shift register latches (SRLs) in the LSI chip to be identified [and] the LSI chip is identified by reading out the stored predetermined identification number" (col. 2, ll. 26-31). Geer does not suggest generating a first system identifier value from a plurality of chip IDs (and/or level IDs) from multiple chips and the positions of those chips on a scan chain. Thus, Geer's teachings for the SLRs containing chip/level IDs for a single chip neither teach nor suggests the first system identifier being generated as a function of positions of the first plurality of devices in a scan chain.

Aralis neither teaches nor suggests the claim limitations indicated above. Aralis generally teaches a configuration control serial interface for controlling the configuration of a solid state dip switch for a particular circuit (FIG. 1; col. 2, ll. 17-23). "According to a feature of [Aralis'] invention a configurable circuit has its configuration controlled by a nonvolatile memory, and one of a plurality of such configurable circuits is selected by matching the circuit ID code with an interrogation code." (col. 1, ll. 59-63). More particularly, Aralis teaches that the configuration control serial interface for

a circuit includes a ID code memory/register and a programmable non-volatile memory. If an interrogation code shifted into the configuration control serial interface matches the circuit ID code stored in the ID code memory/register, the configuration control serial interface loads shifted-in serial data into the programmable non-volatile memory (col. 2, l. 56 – col. 3, l. 10; col. 4, ll. 26-55).

Aralis contains further teachings in regards to a chain of devices (FIG. 4; col. 7, l. 47 – col. 8, l. 63). However, Aralis' teachings for a chain of devices does not suggest the claimed reading of identification codes from a second plurality of devices, generating a target system identifier value from the identification codes from the second plurality of devices and respective positions in the scan chain, comparing the target and first system identifier values, and configuring or halting the configuring based on the comparison. To program a new configuration into selected device(s) on the chain, Aralis teaches reading the ID codes from a chain of devices in order to learn the proper ID code(s). The correct device ID code(s) and programming data are shifted into the chain of devices and programming is enabled as described above.

Aralis has no apparent need for the single target system identifier value that is generated as a function of all the values read from the plurality of devices. Rather, Aralis uses only the individual device identifiers to program individual devices. Thus, Aralis teaching of the programmable solid-state dip switches in a scan chain does not suggest any generating of a target system identifier value from the identification codes from the second plurality of devices and respective positions of those devices in the scan chain.

The asserted motivation for modifying Lull with teachings of Geer is unsupported by evidence and improper. The Examiner stated that "it would have been obvious ... to improve upon the method of Lulla ... because it would provide Lulla's method with the enhanced capability of uniquely identifying integrated circuit chips adapted for use with scan design system and scan testing techniques" and "provide efficient and reliable chip identification." Appellants respectfully submit that Lulla, without Geer's teachings, employs boundary scan techniques and also uniquely identifies circuits (col. 2, ll. 35-63). In addition, there has been no evidence presented that shows Lulla is in any manner deficient or that shows how Lulla would be improved

by Geer's teachings. Therefore, the asserted motivation is unsupported by evidence and improper.

The asserted motivation for modifying Lulla with teachings of Aralis is unsupported by evidence and improper. The Examiner stated that "it would have been obvious ... to improve upon the method of Lulla ...because it would provide the modified Lulla with the enhanced capability of providing configurable circuits which may be difficult to access" and "would avoid or minimize reconfiguration." Appellants respectfully submit that Lulla, without Aralis' teachings, provides unique identification of PLD circuits (Title; col. 2, ll. 3-11). Since PLDs are configurable, Lulla provides identification of configurable circuits. In addition, there has been no evidence presented that shows Lulla is in any manner deficient or that shows how Lulla would be improved by Aralis' teachings. Therefore, the asserted motivation is unsupported by evidence and improper.

For reasons similar to those provided above with respect to claim 1, independent claims 19 and 20 are also patentable over the Lulla-Geer-Aralis combination. Claims 2, 4-5, 9, 15, and 17 have claim 1 as a base claim. Therefore, the Examiner has not shown that the Lulla-Geer-Aralis combination suggests all the limitations of these claims and the motivations for making the combination is improper for at least the reasons set forth above. Therefore the rejection of claims 1-2, 4-5, 9, 15, 17 and 19-20 should be reversed.

Appellants further submit that the rejections of claims 3, 6-7, 11, 12-14, 16, and 18 over the Lulla-Geer-Aralis combination further in view of U.S. Patent No. 5,794,066 to Dreyer et al.; U.S. Patent No. 5,841,867 to Jacobson et al.; IBM Technical Disclosure Bulletin (IBM), NA8909262; and U.S. Patent No. 6,381,509 to Thiel et al. should be reversed for at least the reasons set forth above.

In view of the above, Appellant submits that the rejections are improper, the claimed invention is patentable, and that the rejections of claims 1-20 should be reversed. Appellant respectfully requests reversal of the rejections as applied to the appealed claims and allowance of the entire application.

*I hereby certify that this correspondence is
being filed via EFS-Web with the United States
Patent & Trademark Office on March 10, 2009.*

/Katherine Stofer/
Typed Name: Katherine Stofer

Respectfully submitted,

/ Thomas George, 45,740 /

Thomas George
Attorney for Applicant(s)
Reg. No. 45,740